# 

# SEARCH REQUEST FORM Scientific and Technical Information Center

Requester's Full Name: Eric B. Kiss		Examiner# : _	796 11	Date: 8/23/2002
Art Unit: 2122 Phone Number: 3	05-7737	Serial Numbe	r: 09/521	280
Mail Box and Bldg/Room Location: PK2	5B46		•	e): Paper Disk E-mail
If more than one search is submitted, p	lease prioritiz	e searches in	order of need.	**********
Please provide a detailed statement of the search topic, ar species or structures, keywords, synonyms, acronyms, ar terms that may have a special meaning. Give examples o pertinent claims, and abstract.	id registry numbers	, and combine with the	ne concept or utility	of the invention. Define any
Title of Invention: TCL-PLI, A Frame	work for Re	eusable, Run	Time Configu	nable Test Benches
inventors (vicase provide full names): Steph	an Voges	and Mark	Andrews	
Earliest Priority Filing Date: 3/7/2000			<del></del>	
*For Sequence Searches Only* Please include all pertin				
use of TCL Scri	pting langua	ge with 1	lerilog (a h	undware descriptive
language (HDL)) for t	he purpose	of run-tiv	he configur	r <sup>3</sup> kg
a Found NC-Verilog pr and technical details	oduct by C	adence, but	unable to	locate documentation
		(	8-23-02 PC	)1:19 IN
a Attached : Abstract	and cla	ins 1-30		
·				•
***********	******	*****	*****	******
STAFF USE ONLY	Type of searc	e <b>h</b>	Vendors and	cost where applicable
Searcher Geoffice ST. Leger	NA Sequence (#)		STN	
Searcher Phone: 308-7800	AA Sequence (#)		Dialog	
Searcher Location: 4830	Structure (#)		Questel/Orbit	
Date Searcher Picked Up: 942	Bibliographic		Dr. Link	
Date Completed: 95/2	Litigation	<del></del>	Lexis/Nexis	
Searcher Prep & Review Time:   hour	Full Text		Sequence System	
Clerical Prep Time:	Patent Family		WWW/Internet	
4 hours	Other		Other (specify)	Stic Calalog

September 5, 2002

Dear Mr. Kiss,

Attached please find the results of your search request for application #09/521,280. I concentrated on finding user manual's for the various test bench environments you indicated along with others that might be available. I searched the Internet along with the STIC online catalog.

Please let me know if you have any questions.

Regards,

Geoffrey St. Leger 4B30/308-7800



Save Link Saves this search as a Durable Link under "Results-Marked List"

## CRAMOQUES!

Return to NPL Web Page

**Text Version** 

English 🔽

?Help

30	Search Methods™
----	--------------------











Searching collections: All Collections

**Search Results** 

least	14 a	LIC	ies matched your search.
1. 🗈			Actel, Synplicity and Model Technology to Deliver Complete CD-ROM FPGA Design Solution; Business Editors & Computer Writers; Business Wire, New York; Jun 15, 1998; pg. 1
2. 🝙			Industry's First ASIC Sign-Off Simulator Based on Intel Architecture And Windows NT Now Available From Model Technology; PR Newswire, New York; Mar 16, 1998; pg. 1
3. 🚌			<u>Place-and-route tool targets very-deep-submicron database;</u> Cheryl Ajluni; <b>Electronic Design</b> , Cleveland; Mar 9, 1998; Vol. 46, Iss. 6; pg. 91, 2 pgs
4. 🗈			<u>Tools get formal for protocols Design Insight Assertions tool;</u> <b>Electronic Times</b> , Tonbridge; Mar 9, 1998; pg. 18
5. 🗈			Chrysalis Delivers New Model Checking Tool for On-Chip Interfaces and Protocols; Business/Technology Editors; Business Wire, New York; Feb 23, 1998; pg. 1
6. 🚌		<b>2</b>	<u>Design software</u> ; <i>Judy Erkanat</i> ; <b>Electronic News</b> , New York; Jul 21, 1997; Vol. 43, Iss. 2177; pg. 35, 1 pgs
7. 🗈			Project automation/management tools make designers' jobs easier; Cheryl Ajluni; Electronic Design, Cleveland; Jul 7, 1997; Vol. 45, Iss. 14; pg. 49, 7 pgs
8. 🚌		629	<u>Design software</u> ; <i>Judy Erkanat</i> ; <b>Electronic News</b> , New York; Apr 21, 1997; Vol. 43, Iss. 2164; pg. 28, 1 pgs
9. 🗈			HDL automation targets network designs; Steve Carlson, Director of High-Level Design Methodology, Dirk Seynhaeve, Director of Corporate Applications and Lalgudi Kannan, Principal Engineer, Escalade Corp., Santa Clara, Calif.; Electronic Engineering Times, Manhasset; Nov 11, 1996; pg. 48
10. 🚌			<u>HDL automation targets network designs;</u> <i>Carlson, Steve</i> ; <b>Electronic Engineering Times</b> , Manhasset; Nov 11, 1996, Iss. 927; pg. 48, 1 pgs
			Next 11-20
	1. m 2. m 3. m 4. m 5. m 6. m 7. m 8. m 9. m	1	1. a

Refine your search. Enter a word, words or specific phrase.

verilog and to				Search
Date range:	Bac	kfile (1986 - 1998)	<b>\S</b>	
Publication type:	All			
Search in:	Artic	ele text	<u> </u>	
		Show results with full t	text availability only	
		Show articles from per	er reviewed publicat	ions only
		Show total number of	articles	

Copyright © 2002 ProQuest Information and Learning Company. All rights reserved Terms and Conditions



IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Standards Conferences Publications/Services Membership ERELEASE.1.4

FAQ Terms IEEE Peer Review

Welcome

United States Patent and Trademark Office

» Search Result

#### Welcome to IEEE Xplore

- ( )- Home
- What Can I Access?
- C Log-out

#### **Tables of Contents**

- Journals & Magazines
- > Conference **Proceedings**
- Standards

#### Search

- O- By Author
- O- Basic
- Advanced

#### **Member Services**

- ( )- Join IEEE
- Establish IEEE Web Account
- Print Format

Your search matched 418 of 792548 documents.

Quick Links

Results are shown 25 to a page, sorted by publication year in descending order.

You may refine your search by editing the current search expression or entering a new one the text box.

Then click Search Again.

(verilog)

Search Again:

#### Results:

Journal or Magazine = JNL Conference = CNF Standard = STD

1 Program slicing for hierarchical test generation

Vedula, V.M.; Abraham, J.A.; Bhadra, J.

VLSI Test Symposium, 2002. (VTS 2002). Proceedings 20th IEEE, 2002

Page(s): 237 -243

[PDF Full-Text (375 KB)] CNF [Abstract]

### 2 An evolutionary algorithm for the multi-objective optimisation of VLSI primitive operator filters

Thomson, R.; Arslan, T.

Evolutionary Computation, 2002. CEC '02. Proceedings of the 2002 Congress on ,

Volume: 1, 2002

Page(s): 37 -42 vol.1

[PDF Full-Text (645 KB)] CNF [Abstract]

#### 3 Language design requirements for VHDL-RF/MW/sup TM/

Willis, J.; Johnson, J.

Microwave Symposium Digest, 2002 IEEE MTT-S International, Volume: 3, 2002

Page(s): 2093 -2095 vol.3

#### [Abstract] [PDF Full-Text (365 KB)] CNF

### 4 A methodology for automated insertion of concurrent error detection hardware in synthesizable verilog RTL

Mohanram, K.; Krishna, C.V.; Touba, N.A.

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on , Volume:

1,2002

Page(s): 577 -580





IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE Conferences

Membership	Publications/Services	2090
EE	E Xplore	тм

Welcome **United States Patent and Trademark Office** 

Help FAQ Terms	IEEE Peer Review Quick Links Search R	lesul
Welcome to IEEE Xplo  Home  What Can Access?  Log-out		
Tables of Contents  — Journals	Results: Journal or Magazine = JNL Conference = CNF Standard = STD	
& Magazines Conference Proceedings Standards	1 Integrating Perl, Tcl and C++ into simulation-based ASIC verification environments McKinney, M.D.	
Search  - By Author - Basic - Advanced	High-Level Design Validation and Test Workshop, 2001. Proceedings. Sixth IEEE International, 2001 Page(s): 19 -24	
Member Services	[Abstract] [PDF Full-Text (142 KB)] CNF	
O- Join IEEE		

Print Format

**Establish IEEE** Web Account

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top

Copyright © 2002 IEEE - All rights reserved